

CODE	TITLE	APPLICATION / DESCRIPTION
VTVL01	An Efficient Light-weight Configurable Approximate Adder Design	Description: A Light-weight Configurable Approximate Adder (LCAA) based on the traditional accurate mirror adder with only 2 extra transistors. This more efficient design can dynamically switch between the accurate and approximate mode at runtime with better tradeoff of the power and accuracy
VTVL02	Design of a 32-bit Accuracy- Controllable Approximate Multiplier for FPGAs	Description: Approximate multiplier has a special input to dynamically control the accuracy, in addition to two operands. The special input allows the multiplier to perform fast multiplication when high accuracy is not required and slow multiplication when high accuracy is required
VTVL03	A modified high speed and less area BCD adder architecture using Mirror adder	Description: Mirror adder is an adder circuit which is implemented without using XOR gates. BCD adder architecture is modified by replacing the 4-bit RCA with 4-bit mirror adder.
VTVL04	Design and Analysis of High- Performance Carry Skip Adder using Various Full Adders	Description: A correlative analysis of several adders like Carry Save Adder (CSaA), Carry Select Adder (CSeA), Carry Skip Adder (CSA), Ripple Carry Adder (RCA), Carry Look ahead Adder (CLA) designed and analyzed using Verilog HDL code.
VTVL05	Design of 16-Bit and 32-Bit Approximate Full Adder Using MajorityLogic	Description: A 16-bit and 32-bit Approximate Full Adder based on Majority Logic. Use of approximate computing increases the storage capacity. The Majority Logic has become a basic gate for most of advanced circuits
VTVL06	Power Efficient and High- performance 4-bit Dadda Multiplier using Multiplexer based BEC-1 converter	Description: The dadda multiplier has become the most popular tree multiplier due to its high computational speed and low hardware configuration. Most of the delay of the dadda multiplier depends on the partial and final sum of the product. Energy-saving full adders and half adders are used to reduce the total power requirement of the dadda multiplier.
VTVL07	Design and Implementation of Low Power and High- Speed Full Adder	Description: Combination of different logic styles are used to implement adder circuits. Here, XOR-XNOR and full adder (FA) implemented using PTL, CPL cross coupled and PTL cross coupled logic styles
VTVL08	Development of Floating-Point MAC Engine for 2-D Convolution of Image	Description: A single-precision Floating Point MAC engine to accelerate the sliding window algorithm for the 2-D convolution of image. The engine uses a modified algorithm for virtual zero-padding that saves memory space, and it also provides configurable parameters to specify filter and image size
VTVL09	A High-Speed Floating-Point Multiply-Accumulator Based on FPGAs	

IEEE 2021 - FPGA & DIGITAL DESIGN



CODE	TITLE	APPLICATION / DESCRIPTION	
VTVL10	Design and Analysis of Approximate 4–2 Compressors for High-Accuracy Multipliers	Description: A five high-accuracy approximate 4–2 compressors with better delay, area, power, and better performance–accuracy tradeoff. Pro1–Pro4 rely on the critical path optimization, while Pro5 derives from the modified sorting technique	
VTVL11	Inexact Signed Wallace Tree Multiplier Design Using Reversible Logic	Description: An inexact Baugh-Wooley Wallace tree multiplier with novel architecture for inexact 4:2 compressor optimised for realisation using reversible logic. The inexact 4:2 compressor has ± 1 Error Distance (ED) and 12.5% Error Rate (ER).	DESIGN
VTVL12	Low Area and High Throughput Architectures of FIR Filter for Data Streaming DSPApplications	Description: This article attempts to develop hardware architectures for FIR Filter and apply the design optimization techniques present in literature. In this article, High Level Synthesis concepts were adapted to develop hardware architecture for FIR filter and optimization techniques have been applied to optimize design attributes like area, throughput and power	FPGA & DIGITAL DESIGN
VTVL13	Design and Analysis of Approximate Compressors for Balanced Error Accumulation in MAC Operator	Description: A novel approximate computing scheme suitable for realizing the energy-efficient multiply-accumulate (MAC) processing. We utilize different approximate multipliers in an interleaved way to compensate errors in the opposite direction during accumulate operations	2021 - FPGA
VTVL14	Design of an Accurate, Cost-effective Radix-4 Booth Multiplier	Description: An optimized algorithm and multiplier for accurate radix-4 booth multiplication. The algorithm reduces the number of bits that participate in the addition process during multiplication	IEEE 20
VTVL15	Implementation of 256 Bit Key AES Algorithm with Key Schedule and Sub Bytes Block Optimization	Description: The proposed 256-bit AES algorithm is highly optimized in Key schedule and Sub bytes blocks, for Area and Power. The optimization has been done by reusing the S-box block	





CODE	TITLE	APPLICATION / DESCRIPTION
VTVL01	High-Performance Digital Filtering on Truncated Multiply-Accumulate Units in the Residue Number System	Description: In this paper, we propose new modular truncated MAC (TMAC) units using RNS moduli of special forms to increase speed and save hardware costs and power consumption.
VTVL02	High-Speed Area-Efficient VLSI Architecture of Three-Operand Binary Adder	Description: The three-operand binary addition can be carried out either by using two two-operand adders or one three-operand adder. Carry-save adder (CS3A) is the area-efficient and widely adopted technique to perform the three-operand binary addition in the modular arithmetic used in cryptography algorithms and PRBG methods.
VTVL03	Comparison and Extension of Approximate 4-2 Compressors for Low-Power Approximate Multipliers	Description: We present a comprehensive survey and comparison of previously proposed approximate 4-2 compressors, focusing on the architectures designed to be employed in standard tree-based multipliers.
VTVL04	A High-Performance Multiply- Accumulate Unit by Integrating Additions and Accumulations into Partial Product Reduction Process	Description: In this paper, we propose a novel MAC architecture for high performance. In order to reduce critical path delays and power dissipations, our basic idea is to integrate a part of additions into the PPR process. In the proposed MAC unit, the final addition of higher significance bits is not performed in the current multiplication.
VTVL05	Approximate Multiplier Design Using Novel Dual-Stage 4:2 Compressors	Description: This paper explores and proposes the design and analysis of two approximate compressors with reduced area, delay and power with comparable accuracy when compared with the existing architectures.
VTVL06	Comparative analysis of 16-tap FIR filter design using different adders	Description: In this paper, concentrating on the real time demands of digital signal processing, a delay and power efficient 16-tap direct form low pass FIR filter is realized using FPGA.
VTVL07	Design of High-Performance Digital Divider	Description: In this paper, the design of high performance digital divider based on ancient Indian Vedic mathematics technique is presented. A Vedic mathematics technique called the Parāvartya Yojayet ("Transpose and Apply") is applied
VTVL08	Modified High Speed 32-bit Vedic Multiplier Design and Implementation	Description: The proposed research work specifies the modified version of binary vedic multiplier using vedic sutras of ancient vedic mathematics. If provides modification in preliminarily implemented vedic multiplier.
VTVL09	Design and Implementation of Novel 32-Bit MAC Unit for DSP Applications	Description: It has implemented the novel design of 32-bit MAC unit with 32-bit adder unit using Weinberger adder and hence the multiplier unit based on Urdhva Sutra and extensive use of Weinberger adder as a construction unit.

03

IEEE 2020 - FPGA & DIGITAL DESIGN



CODE	TITLE	APPLICATION / DESCRIPTION	
VTVL10	Design and Verification of High- Speed Radix-2 Butterfly FFT Module for DSPApplications	Description: This work design FFT processor with Vedic multiplier and new Semi-Pipelined Fast Fourier transform (SPFFT) with modified multiplication arrangement gave a provide area optimized hardware architecture.	SIG
VTVL11	Low Power and High Speed Dadda Multiplier using Carry Select Adder with Binary to Excess-1 Converter	Description: Dadda tree multiplier is one of the effective multipliers consuming low power and quite faster than other multipliers i.e. Vedic, Wallace and booth redix4 multiplier.	IEEE FPGA & DI

